Match!

Auto-Calibrating TDC for an SoC-FPGA Data Acquisition System

Published on Sep 1, 2019
· DOI :10.1109/TRPMS.2018.2882709
P. Carra1
Estimated H-index: 1
(INFN: Istituto Nazionale di Fisica Nucleare),
M. Bertazzoni1
Estimated H-index: 1
(INFN: Istituto Nazionale di Fisica Nucleare)
+ 10 AuthorsN. Belcari7
Estimated H-index: 7
(INFN: Istituto Nazionale di Fisica Nucleare)
Abstract
In this paper, an FPGA-based plain delay line time-to-digital converters (TDC) is presented, together with a theoretical model on its timing properties. The TDC features an automated calibration system implemented in the on-chip processor of an SoC-FPGA, uses a low amount of FPGA resources and is therefore suitable for applications requiring a high number of channels, such as time-of-flight positron emission tomography (PET). We first investigated the importance of calibration and validated the theoretical model on the TDC timing properties. Finally, the device has been embodied into a two channel PET acquisition system and tested. We found the calibration essential to obtain a good time resolution (38-ps FWHM in comparison with a 78-ps FWHM obtained with the uncalibrated device). The model we developed is able to predict the TDC timing properties. They are shown to be related to the fundamental parameters of the used FPGA technology. In particular, the best achievable time resolution of this specific architecture (plain tapped delay line on FPGA) is set to about 30 ps by the sum of the setup and hold times of the registers in the FPGA. The timing resolution of the two-channel setup is about 118 ps.
  • References (15)
  • Citations (0)
📖 Papers frequently viewed together
2017
8 Authors (P. Carra, ..., N. Belcari)
1 Citations
2009
1 Author (Jinyuan Wu)
18 Citations
78% of Scinapse members use related papers. After signing in, all features are FREE.
References15
Newest
#1I. Sarasola (Complutense University of Madrid)H-Index: 5
#2Mythra Varun Nemallapudi (CERN)H-Index: 53
Last. Stefan Gundacker (CERN)H-Index: 64
view all 8 authors...
Universitat de Barcelona (UB) and CIEMAT have designed the FlexToT ASIC for the front-end readout of SiPM-based scintillator detectors. This ASIC is aimed at time of flight (ToF) positron emission tomography (PET) applications. In this work we have evaluated the time performance of the FlexToT v2 ASIC compared to the NINO ASIC, a fast ASIC developped at CERN. NINO electronics give 64 ps sigma for single-photon time resolution (SPTR) and 93 ps FWHM for coincidence time resolution (CTR) with 2 × 2...
4 CitationsSource
#1Giancarlo Sportelli (UniPi: University of Pisa)H-Index: 11
#2S. AhmadH-Index: 7
Last. Alberto Del Guerra (UniPi: University of Pisa)H-Index: 31
view all 11 authors...
We present the first results obtained with a prototype of the PET read-out electronics of the trimodal PET/MRI/EEG TRIMAGE scanner. The read-out is based on the 64-channel TRIROC ASIC and on an acquisition board that will control up to 12 ASICs. The output of each ASIC is processed in parallel and sent to a host system that in the final version will receive data from 18 acquisition boards. Blocks of 64 SiPMs are one-to-one coupled to a dual-layer staggered LYSO crystal matrix and read by a singl...
10 CitationsSource
#1Alberto Del GuerraH-Index: 31
#2Nicola BelcariH-Index: 21
Last. Maria Giuseppina BisogniH-Index: 18
view all 3 authors...
17 CitationsSource
#1Mythra Varun Nemallapudi (CERN)H-Index: 53
#2Stefan Gundacker (CERN)H-Index: 64
Last. Claudio Piemonte (fondazione bruno kessler)H-Index: 27
view all 7 authors...
The coincidence time resolution (CTR) becomes a key parameter of 511keV gamma detection in time of flight positron emission tomography (TOF-PET). This is because additional information obtained through timing leads to a better noise suppression and therefore a better signal to noise ratio in the reconstructed image. In this paper we present the results of CTR measurements on two different SiPM technologies from FBK coupled to LSO:Ce codoped 0.4%Ca crystals. We compare the measurements performed ...
76 CitationsSource
Time-of-flight (TOF) positron emission tomography (PET) typically reduces the variance in the images by a factor that is proportional to the size of the object to be scanned, and inversely proportional to the time resolution of the PET scanner. Attempts to better characterize this relationship and understand its limits have been published, showing that such gain also increases with random fraction. In this paper, new experimental and simulated data are analyzed and old results are incorporated i...
15 CitationsSource
#1Lei Zhao (USTC: University of Science and Technology of China)H-Index: 24
#2Xueye Hu (USTC: University of Science and Technology of China)H-Index: 3
Last. Qi An (USTC: University of Science and Technology of China)H-Index: 12
view all 7 authors...
We present the implementation of a high-resolution Time-to-Digital Converter (TDC) in a Field Programmable Gate Array (FPGA) from Xilinx Virtex-5 family. The design of the TDC is based on a counter and interpolator method. Dedicated carry-in lines in CARRY4 blocks of the Virtex-5 FPGA are utilized for time interpolation, which realizes the fine time measurement within a system clock period. Simulation results show that the delay from CIN to COUT in CARRY4 block is as large as 104 ps. Thus we sub...
29 CitationsSource
#1Albert Comerma Montells (University of Barcelona)H-Index: 5
#2David Gascón Fora (University of Barcelona)H-Index: 45
Last. I. Sarasola (Complutense University of Madrid)H-Index: 5
view all 13 authors...
A front end application specific integrated circuit (ASIC) for the readout of common cathode Silicon Photo-Multipliers arrays is presented with the following features: wide dynamic range, high speed, multi channel, low input impedance current amplifier, low power (≈10mW per channel), common cathode connection, directly coupled input with common mode voltage control and separated timing and charge signal output.
12 CitationsSource
#1Stefan Gundacker (CERN)H-Index: 64
#2E. Auffray (CERN)H-Index: 78
Last. Paul Lecoq (CERN)H-Index: 72
view all 8 authors...
Scintillation crystals have a wide range of applications in detectors for high energy and medical physics. They are recquired to have not only good energy resolution, but also excellent time resolution. In medical applications, L(Y)SO crystals are commonly used for time of flight positron emission tomography (TOF-PET). This study aims at determining the experimental and theoretical limits of timing using L(Y)SO based scintillators coupled to silicon photomultipliers (SiPMs). Measurements are bas...
56 CitationsSource
This paper discusses implementation of the Wave Union TDC, a novel scheme of FPGA TDC to improve time measurement precision using multiple measurements, along with several other topics in FPGA delay line based TDCs. FPGA specific issues such as considerations on the delay line choice in different FPGA families and encoding logic are first examined. Next, common problems for both FPGA TDCs and ASIC TDCs such as schemes of coarse time counter implementation, bin-by-bin calibration and noise issues...
89 CitationsSource
#1Sachin Junnarkar (BNL: Brookhaven National Laboratory)H-Index: 15
#2Paul O'Connor (BNL: Brookhaven National Laboratory)H-Index: 31
Last. Rejean FontaineH-Index: 18
view all 4 authors...
We describe the architecture of a FPGA-based self-calibrating Time to Digital Converter (TDC), specifically intended to measure the width of an input pulse. The configuration consists of two controllable ring oscillators with a very small difference in their frequencies, wherein this difference determines the achievable resolution. The calibration scheme relies on an accurate pulse-generator or external crystal-oscillator to provide a stable calibration pulse for the system. We implemented the T...
19 CitationsSource
Cited By0
Newest