Review paper

Phase-Aware Cache Partitioning to Target Both Turnaround Time and System Performance

Volume: 31, Issue: 11, Pages: 2556 - 2568
Published: Nov 1, 2020
Abstract
The Last Level Cache (LLC) plays a key role in the system performance of current multi-cores by reducing the number of long latency main memory accesses. The inter-application interference at this shared resource, however, can lead the system to undesired situations regarding performance and fairness. Recent approaches have successfully addressed fairness and turnaround time (TT) in commercial processors. Nevertheless, these approaches must face...
Paper Details
Title
Phase-Aware Cache Partitioning to Target Both Turnaround Time and System Performance
Published Date
Nov 1, 2020
Volume
31
Issue
11
Pages
2556 - 2568
Citation AnalysisPro
  • Scinapse’s Top 10 Citation Journals & Affiliations graph reveals the quality and authenticity of citations received by a paper.
  • Discover whether citations have been inflated due to self-citations, or if citations include institutional bias.