Energy-Efficient Ternary Arithmetic Logic Unit Design in CNTFET Technology

Volume: 39, Issue: 7, Pages: 3265 - 3288
Published: Dec 3, 2019
Abstract
This article presents the low-power ternary arithmetic logic unit (ALU) design in carbon nanotube field-effect transistor (CNFET) technology. CNFET unique characteristic of geometry-dependent threshold voltage is employed in the multi-valued logic design. The ternary logic benefit of reduced circuit overhead is exploited by embedding multiple modules within a block. The existence of symmetric literals among various single shift and dual shift...
Paper Details
Title
Energy-Efficient Ternary Arithmetic Logic Unit Design in CNTFET Technology
Published Date
Dec 3, 2019
Volume
39
Issue
7
Pages
3265 - 3288
Citation AnalysisPro
  • Scinapse’s Top 10 Citation Journals & Affiliations graph reveals the quality and authenticity of citations received by a paper.
  • Discover whether citations have been inflated due to self-citations, or if citations include institutional bias.