Reduction of Slow Trap Density in Al2O3/GeO x N y /n-Ge MOS Interfaces by PPN-PPO Process

Volume: 66, Issue: 12, Pages: 5060 - 5064
Published: Dec 1, 2019
Abstract
The realization of high-k/IL/Ge MOS interfaces with thin equivalent oxide thickness (EOT), low interface state density (Dit), and high reliability is strongly needed for realizing Ge metal-oxide-semiconductor field-effect transistors (MOSFETs). In this article, we examine the properties of the slow trap areal density (Nst) and Dit in Al 2 O
Paper Fields
Paper Details
Title
Reduction of Slow Trap Density in Al2O3/GeO x N y /n-Ge MOS Interfaces by PPN-PPO Process
Published Date
Dec 1, 2019
Volume
66
Issue
12
Pages
5060 - 5064
Citation AnalysisPro
  • Scinapse’s Top 10 Citation Journals & Affiliations graph reveals the quality and authenticity of citations received by a paper.
  • Discover whether citations have been inflated due to self-citations, or if citations include institutional bias.