Auto-Calibrating TDC for a SoC-FPGA Data Acquisition System

Published on Oct 1, 2017
· DOI :10.1109/nssmic.2017.8533060
P. Carra1
Estimated H-index: 1
(INFN: Istituto Nazionale di Fisica Nucleare),
M. Bertazzoni1
Estimated H-index: 1
(INFN: Istituto Nazionale di Fisica Nucleare)
+ 5 AuthorsN. Belcari7
Estimated H-index: 7
(INFN: Istituto Nazionale di Fisica Nucleare)
In this paper a FPGA-based delay line TDC architecture is presented, featuring an automated calibration system. We were able to predict and test experimentally the TDC timing properties. They were shown to be related to the fundamental parameters of the used FPGA technology. In particular, the best achievable time resolution of this specific architecture (plain tapped delay line on FPGA) is set by to about 24 ps by the sum of the setup and hold times of the registers in the FPGA.
  • References (0)
  • Citations (1)
📖 Papers frequently viewed together
13 Authors (P. Carra, ..., N. Belcari)
1 Author (Jinyuan Wu)
18 Citations
78% of Scinapse members use related papers. After signing in, all features are FREE.
Cited By1
#1Nicola Belcari (UniPi: University of Pisa)H-Index: 21
#2Maria Giuseppina Bisogni (UniPi: University of Pisa)H-Index: 18
Last. Alberto Del Guerra (UniPi: University of Pisa)H-Index: 31
view all 9 authors...
The TRIMAGE project aims at developing a brain-dedicated PET/MR/EEG system able to perform simultaneous PET, MR, and EEG acquisitions for application in schizophrenia. Both PET and MR components have been designed in this project. The PET component consists of a full ring with 18 sectors each comprising three square detector modules. The modules are based on dual-layer staggered matrices of LYSO crystals read out by silicon photomultipliers. This paper describes in full detail the final version ...
2 CitationsSource