A Hardware-assisted Translation Cache for Dynamic Binary Translation in Embedded Systems

Published: Sep 1, 2018
Abstract
Approaches to Dynamic Binary Translation (DBT) on resource-constrained embedded systems are not straight forward, leading to several improvements and acceleration suggestions that rely on dedicated hardware. Software to hardware of-floading is a common acceleration procedure used when software-only approaches do not meet the performance requirements, making such approach suitable to be successfully applied to DBT. This article approaches...
Paper Details
Title
A Hardware-assisted Translation Cache for Dynamic Binary Translation in Embedded Systems
Published Date
Sep 1, 2018
Citation AnalysisPro
  • Scinapse’s Top 10 Citation Journals & Affiliations graph reveals the quality and authenticity of citations received by a paper.
  • Discover whether citations have been inflated due to self-citations, or if citations include institutional bias.