Low‐power successive approximation ADC using split‐monotonic capacitive DAC

Volume: 12, Issue: 2, Pages: 203 - 208
Published: Oct 28, 2017
Abstract
A power-efficient successive approximation analogue-to-digital converter (SA-ADC) is proposed. In order to reduce the energy consumption of the employed capacitive digital-to-analogue converter (DAC), a new low-energy capacitor switching technique is proposed which consumes no switching energy during the first three comparison steps. Moreover, an energy-efficient split-monotonic technique is utilised for the rest of the operations. Compared with...
Paper Details
Title
Low‐power successive approximation ADC using split‐monotonic capacitive DAC
Published Date
Oct 28, 2017
Volume
12
Issue
2
Pages
203 - 208
Citation AnalysisPro
  • Scinapse’s Top 10 Citation Journals & Affiliations graph reveals the quality and authenticity of citations received by a paper.
  • Discover whether citations have been inflated due to self-citations, or if citations include institutional bias.